

08/25/00
jc918 U.S. PTO

8-28-00
A
IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

PATENT APPLICATION

Yuliya Anatoyevna Akulova
Michael Geva
Abdallah Ougazzaden

Prior Application:
Serial No.: 09/540471
Filing Date: 3/31/2000
Group Art Unit: 2874
Examiner:
Status: Pending

jc586 U.S. PTO
09/645913
08/25/00

Case 3-12-10

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D. C. 20231

SIR:

CONTINUATION-IN-PART APPLICATION UNDER 37 CFR § 1.53(b)

This is a request for filing a continuation-in-part application under 37 CFR § 1.53(b) of prior Application Serial No. 09/540471, filed on March 31, 2000, which claims priority of Provisional Application Serial No. 60/120281 filed January 7, 2000, entitled Dopant Diffusion Barrier Layer And Method Of Manufacture

Enclosed are the following papers relating to the above-identified application:

1. ☒ Specification (Total Pages:18)
2. ☒ Drawings - ☐ formal ☒ informal (Total Sheets:4)
3. ☐ Declaration and Power of Attorney
4. ☐ Assignment and Agreement (with Cover Sheet)
5. ☐ Information Disclosure Statement
6. ☐ Copy of "Extension of Time"
7. ☐ Other:

CLAIMS AS FILED				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	58 -20 =	38	x \$18 =	\$684
Independent Claims	4 - 3 =	1	x \$78 =	\$78
Multiple Dependent Claims(s), if applicable			+ \$260 =	
Basic Fee				\$690
			TOTAL FEE	\$1452.00

Please charge the total fee and any additional fees which may be required to **Lucent Technologies Deposit Account No. 12-2325**. Duplicate copies of this letter are enclosed. In the event of non-payment of improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

PT 12A (10/98)

Express Mail label
number 8132195407105
Date of Deposit 8-25-00
I hereby certify that this APPLICATION is
being deposited with the United States Postal
Service "Express Mail Post Office to
Addressee" service under 37 CFR 1.10 on the
date indicated above and is addressed to the
Commissioner of Patents and Trademarks
Washington, D. C. 20231.
Margaret Dobish
(Printed name of person mailing paper or fee)
Margaret Dobish
(Signature of person mailing paper or fee)

Please address all correspondence to **Docket Administrator (Room 3C-512), Lucent Technologies, Inc., 600 Mountain Avenue, P.O. Box 636, Murray Hill, New Jersey 07974-0636**. However, telephone calls should be made to me at 610-712-3767.

Attorney for Applicant(s), Reg. No. 38456

Date: 5/2/1990
Lucent Technologies Inc.
600 Mountain Avenue (Room 3C-512)
P.O. Box 636
Murray Hill, New Jersey 07974-0636

PT 12B (10/98)

Dopant Diffusion Barrier Layer And Method Of Manufacture

Cross-Reference To Related Applications

5 This present application claims priority of Provisional Application Serial No. 60/120821 filed January 7, 2000. The present application is also a continuation-in-part application of U.S. Patent Application Serial No.09/540,471 filed on March 31, 2000 and assigned to the assignee of the present invention. The disclosures of the above captioned applications are specifically incorporated herein by reference.

Field of the Invention

10 The present invention relates to a multi-layer dopant diffusion barrier for use in III-V semiconductor structures.

Background of the Invention

Optical communications systems employ a variety of optoelectronic devices. Some of these optoelectronic devices incorporate a structure in which an intrinsic (i) semiconductor layer is disposed between a p-type layer and an n-type layer. This structure is commonly referred to as a PIN structure and the devices as PIN devices. 15 The PIN structure has properties which are useful in optoelectronic devices. For example, the intrinsic layer may have a larger index of refraction than the p and n layers. In this way, a waveguide can be formed, with the p and n layers being cladding layers and the intrinsic layer being the guiding layer of the waveguide. Furthermore, energy band 20 discontinuities in the conduction and valence bands in the PIN structure facilitate carrier confinement within the intrinsic layer, which is useful in many devices. In short, the PIN structure is well suited for a variety of light emitting and detecting optoelectronic device applications.

One material that is used often in PIN devices is indium phosphide (InP). 25 In a PIN structure employing InP, the p-type layer is often fabricated by introducing zinc

as a dopant. Although a suitable dopant for forming the p-type layer, zinc can readily diffuse out of the p-type layer due to the higher temperature achieved during the growth of InP.

In addition, many optoelectronic devices are based on a structure commonly known as a buried mesa structure. Often a PIN structure is part of the mesa, and the mesa is disposed between current blocking layers. The current blocking layers provide transverse optical and carrier confinement. In many structures, one or more of the current blocking layers is semi-insulating, iron doped indium phosphide (InP(Fe)). Unfortunately, inter-diffusion of p-dopants from the p-type layer and iron from the semi-insulating InP(Fe) layer may occur. This inter-diffusion may have detrimental effects on device characteristics. The diffusion of the p-type dopants from the p-type layer can result in leakage current in the device; and the diffusion of the iron dopants into the p-type layer can make the p-type layer more resistive. Accordingly, it is desirable to have a barrier layer to prevent the inter-diffusion.

In some conventional structures, an n-InP layer can be used as a dopant barrier layer. The n-InP layer may be disposed between the mesa and the current blocking layers in a buried mesa structure. This is shown in Figure 5. An n-InP dopant barrier layer 501 is disposed between the mesa 502 and InP(Fe) current blocking layers 503. However, the dopant concentration in the n-InP barrier layer 501 may be relatively high (on the order of about 10^{18} - 10^{19} atoms/cm³) to prevent diffusion of p-type dopants out of the p-type layer 504. Additionally, to ensure appropriate blocking of the dopants, it may be necessary to make the n-InP layer 501 relatively thick, on the order of tens of nanometers. Accordingly, a parasitic pn junction may be formed between the p-type layer 504 and n-type dopant barrier layer 501. This can cause an undesired current leakage path. Moreover, the disposition of the n-type dopant barrier layer 501 between the p-type cladding layer 504 and the current blocking layers 503 can result in an undesired parasitic capacitance component. Parasitic capacitance may be particularly problematic in devices such as electro-absorptive modulators, lasers and digital devices, in general, as it adversely impacts device speed.

disposed between the first dopant blocking layer 104 and the p-type layer 101. Similarly, it is possible that the second dopant blocking layer 106 is adjacent to the current blocking layer 107, with one or more layers of suitable material disposed between second dopant blocking layer 106 and the current blocking layer 107. Moreover, a third dopant blocking layer 105 may be disposed between current blocking layers 107 and the mesa 111 to further aid in preventing dopants from diffusing out of the current blocking layers 107 and into the mesa. Finally, as is discussed in detail below, the first dopant blocking layer 104 and the second dopant blocking layer 106 of the present invention illustratively are like compounds, but have different properties which are exploited to provide clear advantages over the prior art. These differences in properties are believed to be attributable to the temperature at which they are grown, with layer 104 being grown at a lower temperature than layer 106.

In the illustrative embodiment shown in Fig.1, the substrate 100 is illustratively n-type, for example n-type indium phosphide (n-InP). The n-type layer 103 (also referred to as the lower cladding layer) is illustratively n-doped InP. The active layer 102 is illustratively intrinsic InGaAsP. The p-type layer 101 (also referred to as the upper cladding layer) is illustratively p-doped InP. In the exemplary embodiment, zinc is used as the p-type dopant in layer 101, although other dopants such as Cd, Mg and Be may be used in this capacity. Illustratively, the current blocking layers 107 are disposed on either side of the mesa 111, effecting a buried ridge structure. Alternatively, it is possible that current blocking layer 107 substantially surrounds the mesa. This would be useful in a surface emitting device, for example. In either case, an exemplary material for current blocking layers 107 is semi-insulating InP(Fe).

First dopant blocking layer 104 and second dopant blocking layer 106 in the exemplary embodiment shown in Fig. 1 are indium aluminum arsenide (InAlAs). The use of InAlAs is illustrative, and other materials may be used for the first and second dopant blocking layers 104 and 106, respectively, to prevent dopants from diffusing out of layers 101 and 107. The alternative materials would be chosen to suitably block dopant diffusion from layers 101 and 107, but would not form a parasitic pn junction with layer 101, for reasons discussed above. These include, for example, InAlGaAs, and may be formed by the illustrative techniques described below.

In keeping with the teaching of the above captioned parent application, a dopant barrier 112 may be used to prevent p-type dopants from diffusing out of the p-type layer 101 and into the active layer 104. Dopant barrier 112 may be as set forth in the parent application. Alternatively, dopant barrier 112 may be aluminum spikes or aluminum containing spikes as set forth in U.S. Patent Application 09/540,474 filed March 31, 2000. This application is assigned to the assignee of the present invention, and its disclosure is specifically incorporated by reference herein.

The present invention is applicable to a variety of electronic devices. Illustrative devices include, but are not limited to, optoelectronic devices such as semiconductor lasers, electro-absorptive modulators, and detectors. A variety of materials, to include III-V semiconductors, may be used to fabricate heterostructure devices using the present invention. For example, materials that can be used to form the heterostructure of layers 101, 102, 103, include, but are in no way limited to, GaAs, GaP, InGaAsP and InGaAs. The active layer 102 may be a single intrinsic layer, or a single quantum layer, depending on the ultimate device sought. Moreover, it is clear that multiple heterojunction structures such as superlattice structures, or multi quantum well (MQW) structures may be used for the active layer 102. As would be readily understood by one having ordinary skill in the art, the particular materials chosen, as well as the chosen stoichiometry may depend upon device application and desired characteristics. Such choices of materials and stoichiometry would be within the purview of one having ordinary skill in the art, and as such need not be discussed in further detail.

In the exemplary embodiment shown in Fig.1, the first dopant blocking layer 104 is effective in preventing diffusion of p-type dopants out of the p-type cladding layer 101. This illustrative layer of InAlAs is grown by standard technique such as metal organic vapor phase epitaxy (MOVPE). The growth temperature is in the range of approximately 500°C to approximately 570°C; illustratively 530°C. Alternatively, the first dopant blocking layer 104 of InAlAs may be grown by molecular beam epitaxy (MBE). In the illustrative embodiment using MBE, the growth temperature when growing the first dopant barrier layer 104 is in the range of approximately 400°C to approximately 470°C; illustratively 430°C. By either technique, growth at the illustrative lower temperatures provides advantageous material properties to layer 104, as well as allowing a suitable thickness to be grown. To this end, growth of the illustrative InAlAs

disposed between the first dopant blocking layer 104 and the p-type layer 101. Similarly, it is possible that the second dopant blocking layer 106 is adjacent to the current blocking layer 107, with one or more layers of suitable material disposed between second dopant blocking layer 106 and the current blocking layer 107. Moreover, a third dopant blocking layer 105 may be disposed between current blocking layers 107 and the mesa 111 to further aid in preventing dopants from diffusing out of the current blocking layers 107 and into the mesa. Finally, as is discussed in detail below, the first dopant blocking layer 104 and the second dopant blocking layer 106 of the present invention illustratively are like compounds, but have different properties which are exploited to provide clear advantages over the prior art. These differences in properties are believed to be attributable to the temperature at which they are grown, with layer 104 being grown at a lower temperature than layer 106.

In the illustrative embodiment shown in Fig.1, the substrate 100 is illustratively n-type, for example n-type indium phosphide (n-InP). The n-type layer 103 (also referred to as the lower cladding layer) is illustratively n-doped InP. The active layer 102 is illustratively intrinsic InGaAsP. The p-type layer 101 (also referred to as the upper cladding layer) is illustratively p-doped InP. In the exemplary embodiment, zinc is used as the p-type dopant in layer 101, although other dopants such as Cd, Mg and Be may be used in this capacity. Illustratively, the current blocking layers 107 are disposed on either side of the mesa 111, effecting a buried ridge structure. Alternatively, it is possible that current blocking layer 107 substantially surrounds the mesa. This would be useful in a surface emitting device, for example. In either case, an exemplary material for current blocking layers 107 is semi-insulating InP(Fe).

First dopant blocking layer 104 and second dopant blocking layer 106 in the exemplary embodiment shown in Fig. 1 are indium aluminum arsenide (InAlAs). The use of InAlAs is illustrative, and other materials may be used for the first and second dopant blocking layers 104 and 106, respectively, to prevent dopants from diffusing out of layers 101 and 107. The alternative materials would be chosen to suitably block dopant diffusion from layers 101 and 107, but would not form a parasitic pn junction with layer 101, for reasons discussed above. These include, for example, InAlGaAs, and may be formed by the illustrative techniques described below.

Figure 2 is a graphical representation showing the blocking of zinc dopants by the first dopant blocking layer of an exemplary embodiment of the present invention.

Figure 3 is a graphical representation showing the blocking of iron dopants by the second dopant blocking layer of an exemplary embodiment of the present invention.

Figure 4 is a cross-sectional view of an exemplary embodiment including the multi-layer dopant diffusion barrier of the present invention.

Figure 5 is a cross-sectional view of a conventional dopant barrier layer used in a buried mesa PIN structure.

Detailed Description of the Invention

The present invention will be described more fully with reference to accompany drawing figures in which exemplary embodiments of the present invention are described. Referring initially to Figure 1, one such embodiment, including a mesa PIN structure 111, is shown. A substrate 100 has an n-type semiconductor layer 103 disposed thereover. An active layer 102 of intrinsic semiconductor is disposed over the n-type layer 103, and a p-type semiconductor layer 101 is disposed over the active layer 102. The mesa PIN structure 111 is disposed between current blocking or confinement layers 107. A multi-layer dopant diffusion barrier layer 110, illustratively including a first dopant blocking layer 104 and a second dopant blocking layer 106, is disposed between the mesa 111 and each of the current blocking layers 107.

In the exemplary embodiment shown in Fig. 1, the first dopant blocking layer 104 is contiguous with vertical side 108 of the mesa 111 and blocks p-type dopants from diffusing out of the p-type layer 101. Similarly, the second dopant blocking layer 106 is contiguous with, and prevents dopants from diffusing out of, the current blocking layer 107. However, it is of interest to note that first dopant blocking layer 104 and second dopant blocking layer 106 need not be contiguous to p-type layer 101 and current blocking layer 107, respectively. In fact, it is possible that the first dopant blocking layer 104 is adjacent to the p-type layer 101, with one or more layers of suitable material

Accordingly, what is needed is a dopant diffusion barrier, which effectively blocks diffusion of dopants, while not introducing parasitic elements, such as pn junctions and capacitance, to the device.

Summary of the Invention

5 The present invention relates to a multi-layer dopant barrier and its method of fabrication for use in semiconductor structures. In an illustrative embodiment, the multi-layer dopant barrier is disposed between a first doped layer and a second doped layer. The multi-layer dopant barrier further includes a first dopant blocking layer adjacent the first doped layer and a second dopant blocking layer adjacent the second
10 doped layer.

In another illustrative embodiment, a technique for fabricating the multi-layer dopant barrier is disclosed. A first dopant blocking layer is formed at a first temperature, and a second dopant blocking layer is formed at a second temperature over the first barrier layer.

15 In the illustrative embodiments of the present invention, dopant diffusion is significantly reduced. Moreover, parasitic pn junctions and parasitic capacitance of the above discussed prior art are substantially avoided.

Brief Description of the Drawing

20 The invention is best understood from the following detailed description when read with the accompanying drawing figures. It is emphasized that in accordance with the standard practice in the semiconductor industry the various features are not necessarily drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

25 Figure 1 is a cross-sectional view of an exemplary embodiment including the multi-layer dopant diffusion barrier layer of the present invention.

layer 104 at lower temperatures is believed to foster growth of a layer having a relatively high resistivity. In addition the lower temperature growth is believed to foster growth of a layer having sufficient thickness to aid in preventing p-type dopants from diffusing out of the p-type layer 101 and into the burying layers 107. Finally, it is of interest to note
 5 that MOVPE and MBE are illustrative techniques for forming layer 104 at low temperatures. Clearly, other techniques known in the art may be used to fabricate layer 104 to achieve its desired characteristics described herein.

Applicants believe, without wishing to be bound to their theory, that the greater the kinetic energy of the growth species, the greater the probability that the
 10 diffusion along a vertical growth surface (such as vertical sidewall 108) will occur. This diffusion of the growth species at higher growth temperatures may retard growth along the vertical sidewall 108 resulting in a thinner layer's being grown along the vertical sidewall 108. At the same time due to the higher temperature growth,, a thicker layer may be grown along the horizontal surface 109 of the substrate. However, because of the
 15 relatively low growth temperatures used in growing layer 104 in the exemplary embodiment of Fig.1, a layer of InAlAs having a thickness in the illustrative range of approximately 50 nm to approximately 100 nm, may be achieved along the vertical (e.g., (011) crystallographic plane) sidewall 108 of the mesa 111. Moreover, because of the reduction in diffusion along the sidewall 108 as a result of the lower growth temperature,
 20 the growth rate of the portion of layer 104 along the vertical sidewall 108 is substantially the same as the growth rate of the portion of layer 104 along the horizontal (e.g., (100) crystallographic plane) surface 109 of the substrate. As a result, layer 104 has a substantially equal thickness along its vertical and horizontal portions. Applicants believe that this ability to grow layer 104 relatively thickly along the vertical sidewall 108
 25 of the mesa 111 aids in current confinement in the device of the mesa PIN structure 111.

In addition to the desirable thickness of the portion of the layer 104 along the vertical sidewall 108, the first dopant blocking layer 104 of the exemplary embodiment has an increased resistivity compared to a like material grown at higher temperatures. For example, in the illustrative embodiment, the InAlAs layer 104 is semi-
 30 insulating, and has a resistivity in the range of approximately 10^6 Ohm-cm to approximately 10^9 Ohm-cm. As discussed herein, InAlAs grown by the same technique at a higher temperature has a lower resistivity. This greater resistivity in layer 104 is

believed to aid in current confinement in buried structure devices. Accordingly, leakage current may be reduced in devices incorporating the present invention. This can improve device performance and reliability. Again, without wishing to be bound, applicants believe that due to the comparatively low temperature at which layer 104 is grown, ambient oxygen does not evaporate and may bond to the aluminum forming deep level traps. Also, carbon may be introduced into the material during the low temperature growth sequence. The bonding of the oxygen to the aluminum and the carbon compensation at low temperature may both serve to increase the resistivity.

The diffusion blocking characteristics of the first dopant blocking layer 104 can be seen most readily from a review of Fig. 2. To this end, the concentration of the illustrative dopant, Zn, shown at 201, is relatively high in the layer of p-type InP (on the order of about $2 \times 10^{18}/\text{cm}^3$). However, the concentration of Zn drops off significantly in the illustrative dopant blocking layer InAlAs layer 202, grown at low temperature as discussed above. The illustrative layer of InAlAs shown in Fig. 3 is about 800Å thick, and as can be seen, the concentration of Zn drops off to minimal levels.

While the first dopant blocking layer 104 of InAlAs grown at low temperature is a suitable material to prevent the diffusion of p-type dopants from layer 101, this material may not be suitable to prevent the diffusion of dopants out of layer 107. To this end, in the illustrative embodiment in Figure 1, iron doped indium phosphide is used for the current blocking layer/confinement layer 107. As is known, iron doped indium phosphide is a suitable material to provide both current and optical confinement in buried mesa structure devices. However, the diffusion of iron dopants into the mesa structure 104 and in particular into layer 101 can have deleterious effects on the performance characteristics of a device. Unfortunately, the low-temperature InAlAs first dopant blocking layer 104 may not be suitable for blocking iron dopants from current blocking layer 107. Applicants have found, however, that when InAlAs is grown at a higher temperature, it can effectively prevent the diffusion of iron out of layer 107, and into the mesa 111. To this end, in the illustrative embodiment of the present invention, layer 106 is grown by MOVPE at a temperature on the order of approximately 600°C to approximately 650°C; illustratively 630°C. Alternatively, layer 106 may be grown by MBE at an illustrative growth temperature of approximately 500°C to approximately 550°C; illustratively 530°C.

By either MOVPE or MBE, when grown at higher growth temperatures, the InAlAs growth rate is slower along the vertical portion 113 of the layer 106 than along the horizontal portion 114 of the layer. Again, this follows from the kinetic energy of the growth species as discussed above. Accordingly, the vertical portion 113 of layer 106 tends to be 3-10 times thinner than the horizontal portion 114. Applicants have found that the thickness grown along vertical portion 113 of layer 106 is sufficient to effectively block the diffusion of iron dopants out of the current confinement layer 107. To this end, layer 106 has an illustrative thickness on the order of approximately 30 nm to approximately 100 nm along its vertical portion 113. Finally it is of interest to note that MOVPE and MBE are illustrative techniques for forming layer 106 at high temperatures. Clearly other techniques known in the art may be used to fabricate layer 106 to achieve its desired characteristics described herein.

In addition to its ability to suitably block iron dopants from diffusing out of the blocking layers 107, the second dopant blocking layer 106 is not very resistive, having a resistivity in the range approximately 10^4 Ohm-cm to 10^5 Ohm-cm. However, the second dopant barrier layer, while having a relatively low resistivity, does not adversely impact the current blocking ability of layer 107, since it is substantially isolated electrically from the mesa 111 and from the n-InP substrate 100.

The dopant diffusion blocking capability is shown graphically in Fig.3. In this illustrative embodiment, the Fe concentration 301 is on the order of 10^{16} cm⁻³ to 10^{17} cm⁻³ in the InP(Fe) blocking layer. However, as can be seen, the iron concentration drops significantly in the InAlAs layer grown at the exemplary high temperatures of the present invention.

In the illustrative embodiment shown in Figure 1, a third dopant blocking layer 105 may be used. The third dopant blocking layer 105 is illustratively a layer of InP based material grown between layers 104 and 106. In the exemplary embodiment, third dopant blocking layer 105 is undoped InP. Alternatively, layer 105 may be undoped InGaP, InGaAs or InGaAsP. Third dopant blocking layer 105 is grown by conventional technique, such as MOVPE or MBE, and adds certain advantages. Applicants theorize, without wishing to be bound to their theory, that in addition to the intrinsic properties of the materials used for diffusion blocking layers, interfaces between layers are believed to

assist in blocking dopant diffusion. Accordingly, the third dopant blocking layer 105 of undoped InP (or InP-based material) disposed between layers 104 and 106 adds two hetero-interfaces to the multi-layer dopant diffusion barrier layer 110. In the illustrative embodiment of the present invention, this layer has a thickness on the order of
 5 approximately 10 nm to approximately 100 nm.

The third dopant blocking layer 105 may be slightly n-doped (n-type). Illustratively, layer 105 is an n-InP layer having a thickness in the range of approximately 10 nm to approximately 100 nm; having a doping concentration in the range of approximately $1-5 \times 10^{17} \text{ cm}^{-3}$. Accordingly, it may further aid in the blocking of zinc and iron diffusion in the illustrative embodiment. In contrast to prior art n-InP dopant blocking layers, if layer 105 of the present invention is n-type, it will not form a parasitic pn junction, since it is not in contact with a p-type layer, such as upper cladding layer 101. Moreover, because it is electrically isolated from the n-type substrate 100, it will not provide a leakage current path. Finally, because layer 105 is relatively thin and only
 10 slightly doped n-type, it does not add significantly any parasitic capacitance component to a device.
 15

Turning to Fig.4, another embodiment of the present invention is shown. In this structure, a first doped layer 400 (for example a substrate) may be a semi-insulating layer, such as InP(Fe), and a second doped layer 404 may be p-type such as p-InP. In such a structure, a multi-layer dopant barrier 405, having a first dopant blocking layer 403 and a second dopant blocking layer 401, is disposed between layers 400 and 404. Consistent with the discussion surrounding the embodiment of Fig. 1, second dopant blocking layer 401 in the embodiment of Fig 4, is illustratively a layer of InAlAs grown at high temperature and having a suitable thickness to block dopants, such as Fe from diffusing out of the substrate 400. Also consistent with the teaching surrounding the exemplary embodiment of Fig. 1, first dopant blocking layer 403 is illustratively a layer of InAlAs grown at low temperature and thickness to block p-type dopants (such as Zn) from diffusing out of layer 404. Third dopant blocking layer 402 is illustratively a layer of undoped or slightly n-type InP and may be used optionally, as discussed above. The materials and techniques used to fabricate the structure of Fig. 4 are consistent with the disclosure surrounding the multi-layer dopant barrier of the illustrative embodiment of
 20
 25
 30

Fig. 1 and are omitted in this portion of the disclosure of the invention in the interest of brevity.

Finally, it is of interest to note that there are conceivably structures in which the substrate 400 is p-type (such as p-InP) and layer 404 is a semi-insulating material (such as InP(Fe)). As such, the multi-layer dopant blocking layer 405 may be used, except that layer 403 illustratively would be a dopant blocking layer suitable for blocking dopant diffusion out of the semi-insulating layer (such as InAlAs grown at high temperature). Layer 401 would be a layer dopant blocking layer suitable for blocking p-type dopants (such as InAlAs grown at low temperature).

The invention having been described in detail, those skilled in the art should understand that they can make various changes, substitutions and modifications thereto without departing from the theme and spirit of the invention in its broadest form. To the extent that such changes, substitutions and modifications result in a multi-layer dopant barrier in accordance with the present disclosure, such are deemed within the scope of the appended claims.

What is Claimed:

- 1 1. A process for fabricating an electronic device, the process
2 comprising:
3 (a.) forming a first dopant blocking layer at a first temperature; and
4 (b.) forming a second dopant blocking layer at a second temperature
5 over said first dopant blocking layer.
- 1 2. A process as recited in claim 1, wherein said first temperature is
2 lower than said second temperature.
- 1 3. A process as recited in claim 1, wherein the process further
2 comprises:
3 forming a third dopant blocking layer between said first and said second
4 dopant blocking layers.
- 1 4. A process as recited in claim 1, wherein said first dopant blocking
2 layer is formed over a vertical sidewall of a mesa and over a horizontal surface of a
3 substrate; and
4 said first dopant blocking layer has a substantially uniform thickness.
- 1 5. A process as recited in claim 1, wherein said first and said second
2 blocking layers are InAlAs.
- 1 6. A process as recited in claim 3, wherein said third dopant blocking
2 layer is chosen from the group consisting essentially of InP, InGaP, InGaAs, or InGaAsP.
- 1 7. A process as recited in claim 1, wherein said first temperature lies
2 in the range of approximately 500°C to approximately 570°C.
- 1 8. A process as recited in claim 4, wherein said thickness is in the
2 range of approximately 50 nm to approximately 100 nm.
- 1 9. A process as recited in claim 1, wherein said second dopant
2 blocking layer has a vertical portion and said vertical portion has a thickness in the range
3 of approximately 30 nm to approximately 100 nm.
- 1 10. A process as recited in claim 1, wherein said first and second
2 dopant blocking layers are InGaAlAs.

1 11. A process as recited in claim 1, wherein said first dopant blocking
2 layer is disposed above a p-type layer and said second dopant blocking layer is disposed
3 below a semi-insulating layer.

1 12. A process a recited in claim 1, wherein said first dopant blocking
2 layer is disposed below a p-type layer and said second dopant blocking layer is disposed
3 above a semi-insulating layer.

1 13. A process for fabricating an optoelectronic device as recited in
2 claim 1, wherein said second temperature lies in the range of approximately 600° C to
3 approximately 650° C.

1 14. A process as recited in claim 1, wherein said first and said second
2 dopant barrier layers are formed by MOVPE.

1 15. A process as recited in claim 1, wherein said first and said second
2 dopant barrier layers are formed by MBE.

1 16. A process as recited in claim 15, wherein said first temperature lies
2 in the range of approximately 400° C to approximately 470° C.

1 17. A process as recited in claim 15, wherein said second temperature
2 lies in the range of approximately 500° C to approximately 550° C.

1 18. A process as recited in claim 14, wherein said first temperature is
2 in the range of approximately 500°C to approximately 570° C.

1 19. A process as recited in claim 14, wherein said second temperature
2 lies in the range of approximately 600 °C to approximately 650 °C.

1 20. A process for fabricating an electronic device, the process
2 comprising:

3 (a.) forming a first InAlAs layer at a first temperature; and

4 (b.) forming a second InAlAs layer at a second temperature over said first
5 InAlAs layer.

1 21. A process as recited in claim 20, wherein said first temperature is
2 lower than said second temperature.

1 22. A process as recited in claim 20, wherein the process further
2 comprises:

forming a layer of undoped InP between said first and said second InAlAs layers.

23. A process as recited in claim 20, wherein said first InAlAs layer is formed over a vertical sidewall of a mesa and over a horizontal surface of a substrate; and wherein said first InAlAs layer has a substantially uniform thickness.

24. A process as recited in claim 20, wherein said first InAlAs layer is disposed above a p-type layer and said second InAlAs layer is disposed below a semi-insulating layer.

25. A process as recited in claim 20, wherein said first InAlAs layer is disposed below a p-type layer and said second InAlAs layer is disposed above a semi-insulating layer.

26. A process for fabricating an electronic device as recited in claim 20, wherein said second temperature lies in the range of approximately 600 °C to approximately 650 °C.

27. A process as recited in claim 20, wherein said first temperature lies in the range of approximately 500 °C to approximately 570 °C.

28. A process as recited in claim 20, wherein said first and said second dopant blocking layers are formed by MOVPE.

29. A process as recited in claim 20, wherein said first temperature lies in the range of approximately 400 °C to approximately 470 °C.

30. A process as recited in claim 20, wherein said second temperature lies in the range of approximately 500° C to approximately 550° C.

31. A process as recited in claim 20 wherein said first and said second dopant blocking layers are formed by MBE.

32. An electronic device, comprising:
a multilayer dopant barrier disposed between a first doped layer and a second doped layer, said multilayer dopant barrier further comprising:
a first dopant blocking layer disposed adjacent said first doped layer; and
a second dopant blocking layer disposed adjacent said second doped layer.

1 33. An electronic device as recited in claim 32, wherein said first
2 doped layer is in a mesa, and said second doped layer disposed on at least one side
3 of said mesa.

1 34. An electronic device as recited in claim 33, wherein said first
2 dopant blocking layer has a vertical portion adjacent a vertical sidewall of said
3 mesa and a horizontal portion above a substrate.

1 35. An electronic device as recited in claim 32, wherein said first
2 dopant blocking layer substantially prevents dopants from diffusing out of said
3 first doped layer.

1 36. An electronic device as recited in claim 32, wherein said second
2 dopant blocking layer substantially blocks dopants from diffusing out of said
3 second doped layer.

1 37. An electronic device as recited in claim 32, wherein said first
2 dopant blocking layer is InAlAs.

1 38. An electronic device as recited in claim 32, wherein said second
2 dopant blocking layer is InAlAs.

1 39. An electronic device as recited in claim 34, wherein said vertical
2 portion and said horizontal portion have a substantially identical thickness.

1 40. An electronic device as recited in claim 32, wherein said first
2 dopant blocking layer has a resistivity in the range of approximately $10^6 \Omega\text{-cm}$ to
3 approximately $10^9 \Omega\text{-cm}$.

1 41. An electronic device as recited in claim 32, wherein said second
2 dopant blocking layer has a resistivity in the range of approximately $10^4 \Omega\text{-cm}$ to $10^5 \Omega\text{-}$
3 cm.

1 42. An electronic device as recited in claim 32, wherein said first
2 doped layer is p-doped InP and said second doped layer is InP(Fe).

1 43. An electronic device as recited in claim 32, wherein said first
2 dopant blocking layer substantially blocks Zn dopants and said second dopant blocking
3 layer substantially blocks iron dopants.

1 44. An electronic device as recited in claim 32, wherein the electronic
2 device is chosen from the group consisting essentially of light emitting and light detecting
3 optoelectronic devices.

1 45. An electronic device as recited in claim 32, wherein said first and
2 said second dopant blocking layers are InAlGaAs.

1 46. An electronic device as recited in claim 32, wherein said multi-
2 layer dopant barrier further comprises:

3 a third dopant blocking layer disposed between said first and said second
4 dopant blocking layers.

1 47. An electronic device as recited in claim 46, wherein said third
2 dopant blocking layer is chosen from the group consisting essentially of InP,
3 InGaP, InGaAs and InGaAsP.

1 48. An electronic device, comprising:

2 a multilayer dopant barrier disposed between a first doped layer and a
3 second doped layer, said multilayer dopant barrier further comprising:

4 a first dopant blocking layer contiguous with said first doped layer; and

5 a second dopant blocking layer contiguous with said second doped layer.

1 49. An electronic device as recited in claim 48, wherein said first
2 doped layer is in a mesa, and said second doped layer is disposed on at least one side of
3 said mesa.

1 50. An electronic device as recited in claim 49, wherein said first
2 dopant blocking layer has a vertical portion adjacent a vertical sidewall of said mesa and
3 a horizontal portion above a substrate.

1 51. An electronic device as recited in claim 48, wherein said first
2 dopant blocking layer substantially prevents dopants from diffusing out of said first doped
3 layer.

1 52. An electronic device as recited in claim 48, wherein said second
2 dopant blocking layer substantially blocks dopants from diffusing out of said second
3 doped layer.

1 53. An electronic device as recited in claim 48, wherein said first and
2 said second dopant blocking layers are InAlAs.

1 54. An electronic device as recited in claim 48, wherein said multi-
2 layer dopant barrier further comprises:

3 a third dopant blocking layer disposed between said first and said second
4 dopant blocking layers.

1 55. An electronic device as recited in claim 54, wherein said third
2 dopant blocking layer is chosen from the group consisting essentially of InP,
3 InGaP, InGaAs and InGaAsP.

1 56. An electronic device as recited in claim 48, wherein said first
2 doped layer is p-type and said second doped layer is semi-insulating.



1 57. An electronic device as recited in claim 48, wherein said first and
2 said second dopant blocking layers are InAlGaAs.

1 58. An electronic device as recited in claim 48, the electronic device is
2 chosen from the group consisting essentially of light emitting and light detecting
3 optoelectronic devices.

Dopant Diffusion Barrier Layer And Method Of Manufacture

ABSTRACT

The present invention relates to a multi-layer dopant barrier and its method of fabrication for use in semiconductor structures. In an illustrative embodiment, the multi-layer dopant barrier is disposed between a first doped layer and a second doped layer. The multi-layer dopant barrier further includes a first dopant blocking layer adjacent the first doped layer and a second dopant blocking layer adjacent the second doped layer. A technique for fabricating the multi layer dopant barrier is disclosed. A first dopant blocking layer is formed at a first temperature, and a second dopant blocking layer is formed at a second temperature over the first barrier layer.






Figure. 2

00645913 000000




Figure 3.

ICM 7

503





Fig. 5.

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) _____ of _____ were not present:
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☒ Scanned copy is best available. *Drawings*
